



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/711,144	08/27/2004	Douglas D. Coolbaugh	BUR920040107US1	5143

45601 7590 07/15/2009
SCULLY, SCOTT, MURPHY & PRESSER, P.C.
400 GARDEN CITY PLAZA
Suite 300
GARDEN CITY, NY 11530

EXAMINER

NGUYEN, KHIEM D

ART UNIT	PAPER NUMBER
----------	--------------

2823

MAIL DATE	DELIVERY MODE
-----------	---------------

07/15/2009

PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

DETAILED ACTION

Remarks

1. The Amendment filed on March 31st, 2009 is acknowledged. Claims 1 and 9 have been amended. Claims 1-3, 6-9 and 12-14 are pending in the present application. Claims 1 and 9 being in independent form.
2. The newly submitted IDS filed on January 26th, 2009 has been considered, please find enclosed the acknowledged copy of the 1449 form.

New Grounds of Rejection

Claim Rejections - 35 USC § 103

3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

4. Claims 1-3, 6-9 and 12-14 are rejected under 35 U.S.C. 103(a) as being unpatentable over Coolbaugh et al. (U.S. Pub. 2003/0122128) in view of Benaissa et al. (U.S. Patent 7,053,465).

In re claim 1, **Coolbaugh** discloses a varactor structure comprising: a semiconductor substrate **10** of a first conductivity type including a subcollector **12** of a second conductivity type (see page 2, paragraph [0038]) located below an upper region of the semiconductor substrate **10**, the first conductivity type is different from the second conductivity type; a well region located in the upper region of the semiconductor substrate **10**, wherein the well region includes outer

well regions **22** of the second conductivity type and an inner well region **18** of the first conductivity type, each well of alternating conductivity type of the well region is separated at an upper surface by an isolation region **16** (see page 2, paragraph [0037] to page 3 paragraph [0043] and FIGS. 1-5) and the inner well region **22** has an upper surface which includes source/drain region (see page 3, paragraph [0043]); and

a field effect transistor having at least a gate conductor **54** of the first conductivity type located above the inner well region **18** (see page 3, paragraph [0047] to page 4, paragraph [0050] and FIGS. 6-10); and





FIG. 10

wherein, the outer well regions **22** and the inner well region **18** are in contact with the subcollector **12** having the second conductivity type (see page 3, paragraph [0043]), wherein said each well of alternating conductivity type of said well region extends beneath the isolation region to the subcollector **12** such that neighboring well regions **18, 22** are in contact with each other along an entire depth of each well region, wherein the subcollector **12** continuously extends through the outer well region **22** and the inner well region **18** of the semiconductor substrate (see FIGS. 5 and 10 and related text).

However, **Coolbaugh** is silent to wherein the source and drain regions are separated from the outer well regions by the isolation region comprising a dielectric material and a semiconductor layer of a first conductivity type beneath the subcollector.

Benaissa discloses a varactor structure having a semiconductor substrate **10** of a first conductivity type (P-type) (see col. 2, lines 15-16), the substrate **10** including a subcollector **200** of a second conductivity type (N-type) (see col. 4, line 52) located below an upper region **143** (see col. 5, lines 4-5) of the substrate **10** and a semiconductor layer **10** of a first conductivity type (P-type) beneath the subcollector **200**, said first conductivity type is different from said second conductivity (see col. 2, lines 14-16 and FIG. 4, for example), a well region located in the upper region **143** of the semiconductor substrate **10**, wherein the well region includes outer well regions **220** of the second conductivity type (N-type) and an inner well region **210** of the first conductivity type (P-type), each well of alternating conductivity type of the well region is separated at an upper surface by an isolation region **30** and the inner well region **220** has an upper surface which includes source/drain region **230**, wherein the source and drain regions **230** are separated from the outer well regions **220** by the isolation region **30** comprising a dielectric material (see col. 2, lines 14-26, col. 4, lines 47-66 and FIG. 4, for example).



As **Benaissa** disclosed, one of ordinary skill in the art would have been motivated to provide the source and drain regions are separated from the outer well regions by the isolation region comprising a dielectric material and a semiconductor layer of a first conductivity type beneath the subcollector in order to obtain a semiconductor varactor structure having reduced parasitic resistance (see Abstract of Benaissa et al.).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of applicant(s) claimed invention was made to modify **Coolbaugh** reference with the source and drain regions are separated from the outer well regions by the isolation region comprising a dielectric material and a semiconductor layer of a first conductivity type beneath the subcollector as taught by **Benaissa** in order to obtain a semiconductor varactor structure having reduced parasitic resistance (see Abstract of Benaissa et al.).

In re claim 2, as applied to claim 1 above, **Coolbaugh** in combination with **Benaissa** discloses all claimed limitations including the limitation wherein the first conductivity type comprises a p-type dopant and second conductivity type comprises a n-type dopant (see page 2, paragraphs [0038]-[0041] of Coolbaugh).

In re claim 3, as applied to claim 1 above, **Coolbaugh** in combination with **Benaissa** discloses all claimed limitations including the limitation wherein the first conductivity type comprises a n-type dopant and the second conductivity type comprises a p-type dopant (see page 2, paragraphs [0038]-[0041] of Coolbaugh).

In re claim 6, as applied to claim 1 above, **Coolbaugh** in combination with **Benaissa** discloses all claimed limitations including the limitation wherein the upper region of the semiconductor substrate **10** comprises an epitaxial semiconductor layer (optional epi Si layer, not shown) (see page 2, paragraph [0039] of Coolbaugh).

In re claim 7, as applied to claim 1 above, **Coolbaugh** in combination with **Benaissa** discloses all claimed limitations including the limitation wherein the field effect transistor further comprises a gate dielectric **52** located beneath the gate conductor **54**, a hard mask **56** located on the gate conductor **54**, at least one spacer located on sidewalls of the gate conductor **54** and abutting source/drain regions (see page 3, paragraph [0059] to page 4, paragraph [0050] and FIG. 9 of Coolbaugh).

In re claim 8, as applied to claim 1 above, **Coolbaugh** in combination with **Benaissa** discloses all claimed limitations including the limitation wherein the

gate conductor **54** comprises polysilicon (see page 3, paragraph [0049] of Coolbaugh).

In re claim 9, **Coolbaugh** discloses a varactor structure comprising a p-type semiconductor substrate **10** including an n-type subcollector **12** located below an upper region (see page 2, paragraph [0038]) of the semiconductor substrate **10**; a well region located in the upper region of the semiconductor substrate **10**, wherein the well region includes outer N-well regions **22** and an inner P-well region **18**, each well of alternating conductivity type of the well region is separated at an upper surface by an isolation region **16** (see page 2, paragraph [0037] to page 3, paragraph [0043] and FIGS. 1-5) and the inner well region **22** has an upper surface which includes source/drain regions (see page 3, paragraph [0043]); and a field effect transistor having at least a p-type gate conductor **54** located above the inner P-well region **18**, the outer N-well regions **22** and the inner P-well region **18** are in contact with the n-type subcollector **12** (see page 3, paragraph [0047] to page 4, paragraph [0050] and FIGS. 6-10),




FIG. 10


wherein the outer N-well regions **22** and the inner P-well region **18** extend beneath the isolation region **16** to the n-type subcollector such that neighboring well regions **18, 22** are in contact with each other along an entire depth of each well region, wherein the n-type subcollector **12** continuously extends through the outer N-well regions **22** and the inner P-well region **18** (see FIGS. 5 and 10 and related text).

However, **Coolbaugh** is silent to wherein the source and drain regions are separated from the outer well regions by the isolation region comprising a dielectric material and a p-type semiconductor layer beneath the n-type subcollector.

Benaissa discloses a varactor structure having a semiconductor substrate **10** of a first conductivity type (P-type) (see col. 2, lines 15-16), the substrate **10** including a subcollector **200** of a second conductivity type (N-type) (see col. 4, line 52) located below an upper region **143** (see col. 5, lines 4-5) of the substrate **10** and a semiconductor layer **10** of a first conductivity type (P-type) beneath the subcollector **200**, said first conductivity type is different from said second conductivity (see col. 2, lines 14-16 and FIG. 4, for example), a well region located in the upper region **143** of the semiconductor substrate **10**, wherein the well region includes outer well regions **220** of the second conductivity type (N-type) and an inner well region **210** of the first conductivity type (P-type), each well of alternating conductivity type of the well region is separated at an upper surface by an isolation region **30** and the inner well region **220** has an upper surface

Art Unit: 2823

which includes source/drain region 230, wherein the source and drain regions 230 are separated from the outer well regions 220 by the isolation region 30 comprising a dielectric material (see col. 2, lines 14-26, col. 4, lines 47-66 and FIG. 4, for example).



As Benaissa disclosed, one of ordinary skill in the art would have been motivated to provide the source and drain regions are separated from the outer well regions by the isolation region comprising a dielectric material and a p-type semiconductor layer beneath the n-type subcollector in order to obtain a semiconductor varactor structure having reduced parasitic resistance (see Abstract of Benaissa et al.).

Therefore, it would have been obvious to one having ordinary skill in the art at the time of applicant(s) claimed invention was made to modify Coolbaugh reference with the source and drain regions are separated from the outer well

regions by the isolation region comprising a dielectric material and a p-type semiconductor layer beneath the n-type subcollector as taught by **Benaissa** in order to obtain a semiconductor varactor structure having reduced parasitic resistance (see Abstract of Benaissa et al.).

In re claim 12, as applied to claim 9 above, **Coolbaugh** in combination with **Benaissa** discloses all claimed limitations including the limitation wherein the upper region of the semiconductor substrate **10** comprises an epitaxial semiconductor layer (optional epi Si layer, not shown) (see page 2, paragraph [0039] of Coolbaugh).

In re claim 13, as applied to claim 9 above, **Coolbaugh** in combination with **Benaissa** discloses all claimed limitations including the limitation wherein field effect transistor further comprises a gate dielectric **52** located beneath the gate conductor **54**, a hard mask **56** located on the gate conductor **54**, at least one spacer located on sidewalls of the gate conductor **54** and abutting source/drain regions (see page 3, paragraph [0059] to page 4, paragraph [0050] and FIG. 9 of Coolbaugh).

In re claim 14, as applied to claim 9 above, **Coolbaugh** in combination with **Benaissa** discloses all claimed limitations including the limitation wherein the gate conductor **54** comprises polysilicon (see page 3, paragraph [0049] of Coolbaugh).

Response to Applicants' Amendment and Arguments

5. Applicants' arguments with respect to claims 1-3, 6-9 and 12-14 have been

considered but are moot in view of the new ground(s) of rejection necessitated by the amendment filed on March 31st, 2009.

Conclusion

6. Applicants' amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a). A shortened statutory period for reply to this final action is set to expire **THREE MONTHS** from the mailing date of this action. In the event a first reply is filed within **TWO MONTHS** of the mailing date of this final action and the advisory action is not mailed until after the end of the **THREE-MONTH** shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than **SIX MONTHS** from the date of this final action.

Correspondence

7. Any inquiry concerning this communication or earlier communications from the examiner should be directed to KHIEM D. NGUYEN whose telephone number is (571)272-1865. The examiner can normally be reached on Monday-Friday (9:00 AM - 6:00 PM).

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew S. Smith can be reached on (571) 272-1907.

The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Khiem D. Nguyen/
Primary Examiner, Art Unit 2823
July 13th, 2009